Figure 1a




Figure 1b




Figure 2a (prior art)




Figure 2b (prior art)




Figure 2c (prior art)




Figure 2d beta block (prior art)





Figure 2e alpha block



Alpha max* Beta Adder tree and 4 max* 2 registers max* $L_c \ \underline{y_{k,2}}$ max* Extrinsics 4 registers 1 register Alpha max* Beta Adder tree and 4 max* 2 registers

max*

max*

Figure 2f extrinsic block (prior art)

 $L_c y_{k,2}$

4 registers

Figure 2g adder plus max* circuit (prior art)




Figure 3a alpha block




Figure 3b




Figure 3c first architecture beta block




Figure 3d




Figure 3e second architecture beta block





Figure 3f



acombines a mention

Figure 3g cascade extrinsic subblock




Figure 4 alpha block




Figure 5a alpha block






Figure 5b beta block



Page 37

Figure 5c extrinsics block



Page 38